Sciweavers

291 search results - page 59 / 59
» A Parallel BSP Algorithm for Irregular Dynamic Programming
Sort
View
CF
2005
ACM
13 years 7 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder