Sciweavers

20 search results - page 4 / 4
» A Parallel-Tree Switch Architecture for ATM Networks
Sort
View
SAINT
2002
IEEE
13 years 10 months ago
A Design of a Next Generation IX using MPLS Technology
An IX (Internet eXchange) is a mechanism to interconnect many networks to each other. Currently, an ISP (Internet Service Provider) establishes numerous interconnections to other ...
Ikuo Nakagawa, Hiroshi Esaki, Kenichi Nagami
IPPS
1997
IEEE
13 years 9 months ago
A Customizable Simulator for Workstation Networks
We present a customizable simulator called netsim for high-performance point-to-point workstation networks that is accurate enough to be used for application-level performance ana...
Mustafa Uysal, Anurag Acharya, Robert Bennett, Joe...
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
13 years 11 months ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed
DSD
2009
IEEE
118views Hardware» more  DSD 2009»
14 years 8 days ago
Internet-Router Buffered Crossbars Based on Networks on Chip
—The scalability and performance of the Internet depends critically on the performance of its packet switches. Current packet switches are based on single-hop crossbar fabrics, w...
Kees Goossens, Lotfi Mhamdi, Iria Varela Senin
ISN
1999
Springer
159views Communications» more  ISN 1999»
13 years 9 months ago
Accounting Management in a TINA-Based Service and Network Environment
The ACTS FlowThru project aims to build a management system which supports the flow of management information across organisational and technological domains by reusing components ...
Patrick Hellemans, Cliff Redmond, Koen Daenen, Dav...