GLVLSI 2005 - PDF Preprint Papers

GLVLSI 2005 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2005 Paper

click to vote

GLVLSI
2005
IEEE

205views VLSI» more GLVLSI 2005»

Optimization objectives and models of variation for statistical gate sizing

13 years 10 months ago

Download vlsida.soe.ucsc.edu

This paper approaches statistical optimization by examining gate delay variation models and optimization objectives. Most previous work on statistical optimization has focused exc...

Matthew R. Guthaus, Natesan Venkateswaran, Vladimi...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	205	Optimization objectives and models of variation for statistical gate sizing	claim
2	199	Interconnect delay minimization through interlayer via placement in 3-D ICs	claim
3	186	An FPGA design of AES encryption circuit with 128-bit keys	claim
4	158	Quantum-dot cellular automata SPICE macro model	claim
5	152	A high speed and leakage-tolerant domino logic for high fan-in gates	claim
6	152	Increasing design space of the instruction queue with tag coding	claim
7	147	1-V 7-mW dual-band fast-locked frequency synthesizer	claim
8	144	On-chip power distribution grids with multiple supply voltages for high performance integrated circuits	claim
9	133	Generating decision regions in analog measurement spaces	claim
10	132	FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks	claim
11	132	Interconnect capacitance extraction for system LCD circuits	claim
12	125	Low-power circuits using dynamic threshold devices	claim
13	124	A first look at the interplay of code reordering and configurable caches	claim
14	124	SOFTENIT: a methodology for boosting the software content of system-on-chip designs	claim
15	122	Thermal aware cell-based full-chip electromigration reliability analysis	claim
16	122	PIM lite: a multithreaded processor-in-memory prototype	claim
17	120	3D module placement for congestion and power noise reduction	claim
18	118	A continuous time markov decision process based on-chip buffer allocation methodology	claim
19	118	High-diagnosability online built-in self-test of FPGAs via iterative bootstrapping	claim
20	110	QCA channel routing with wire crossing minimization	claim
21	104	Wave-pipelined 2-slot time division multiplexed (WP/2-TDM) routing	claim
22	103	Causal probabilistic input dependency learning for switching model in VLSI circuits	claim
23	99	An empirical study of crosstalk in VDSM technologies	claim
24	97	On equivalence checking and logic synthesis of circuits with a common specification	claim
25	94	Digital cell macro-model with regular substrate template and EKV based MOSFET model	claim
26	85	Utilizing don't care states in SAT-based bounded sequential problems	claim
27	85	VLSI CAD tool protection by birthmarking design solutions	claim
28	83	Diagnosing multiple transition faults in the absence of timing information	claim
29	81	Fine-grain leakage optimization in SRAM based FPGAs	claim
30	80	Dual-transition glitch filtering in probabilistic waveform power estimation	claim
31	69	Forward image computation with backtracing ATPG and incremental state-set construction	claim
32	67	Energy recovery clocked dynamic logic	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers