Sciweavers

27 search results - page 1 / 6
» A Quality-Driven Design Approach for NoCs
Sort
View
DT
2008
49views more  DT 2008»
13 years 4 months ago
A Quality-Driven Design Approach for NoCs
Stephan Bourduas, Jean-Samuel Chenard, Zeljko Zili...
NOCS
2010
IEEE
13 years 2 months ago
Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs
Abstract--Networks-on-Chip (NoC) have emerged as a replacement for traditional shared-bus designs for on-chip communications. As with all current VLSI designs, however, reducing po...
Tushar N. K. Jain, Paul V. Gratz, Alexander Sprint...
VLSID
2010
IEEE
173views VLSI» more  VLSID 2010»
13 years 8 months ago
Voltage-Frequency Planning for Thermal-Aware, Low-Power Design of Regular 3-D NoCs
Network-on-Chip combined with Globally Asynchronous Locally Synchronous paradigm is a promising architecture for easy IP integration and utilization with multiple voltage levels. ...
Mohammad Arjomand, Hamid Sarbazi-Azad
CODES
2005
IEEE
13 years 10 months ago
Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs
To ensure low power consumption while maintaining flexibility and performance, future Systems-on-Chip (SoC) will combine several types of processor cores and data memory units of...
Anthony Leroy, Paul Marchal, Adelina Shickova, Fra...
ISCAS
2007
IEEE
104views Hardware» more  ISCAS 2007»
13 years 11 months ago
Evaluation of Algorithms for Low Energy Mapping onto NoCs
—Systems on Chip (SoCs) congregate multiple modules and advanced interconnection schemes, such as networks on chip (NoCs). One relevant problem in SoC design is module mapping on...
César A. M. Marcon, Edson I. Moreno, Ney La...