Sciweavers

6 search results - page 2 / 2
» A Redundant Fault Identification Algorithm with Exclusive-OR...
Sort
View
DAC
2011
ACM
12 years 5 months ago
Fault-tolerant 3D clock network
Clock tree synthesis is one of the most important and challenging problems in 3D ICs. The clock signals have to be delivered by through-silicon vias (TSVs) to different tiers with...
Chiao-Ling Lung, Yu-Shih Su, Shih-Hsiu Huang, Yiyu...