Sciweavers

121 search results - page 2 / 25
» A Resource Optimized Remote-Memory-Access Architecture for L...
Sort
View
ISCA
1995
IEEE
118views Hardware» more  ISCA 1995»
13 years 8 months ago
The EM-X Parallel Computer: Architecture and Basic Performance
Latency tolerance is essential in achieving high performance on parallel computers for remote function calls and fine-grained remote memory accesses. EM-X supports interprocessor ...
Yuetsu Kodama, Hirohumi Sakane, Mitsuhisa Sato, Ha...
ICCCN
2007
IEEE
13 years 11 months ago
Low-Latency Multichannel Wireless Mesh Networks
—Multimedia requirements of the 1990’s drove wired and optical network architects to reconsider the inefficiencies of packet switching and consider long proven methods such as...
Robert McTasney, Dirk Grunwald, Douglas C. Sicker
EUROPAR
2009
Springer
13 years 8 months ago
Fast and Efficient Synchronization and Communication Collective Primitives for Dual Cell-Based Blades
The Cell Broadband Engine (Cell BE) is a heterogeneous multi-core processor specifically designed to exploit thread-level parallelism. Its memory model comprehends a common shared ...
Epifanio Gaona, Juan Fernández, Manuel E. A...
ERSA
2006
111views Hardware» more  ERSA 2006»
13 years 6 months ago
Promises and Pitfalls of Reconfigurable Supercomputing
Reconfigurable supercomputing (RSC) combines programmable logic chips with high performance microprocessors, all communicating over a high bandwidth, low latency interconnection n...
Maya Gokhale, Christopher Rickett, Justin L. Tripp...
ISCA
1998
IEEE
126views Hardware» more  ISCA 1998»
13 years 9 months ago
Switcherland: A QoS Communication Architecture for Workstation Clusters
Computer systems have become powerful enough to process continuous data streams such as video or animated graphics. While processing power and communication bandwidth of today...
Hans Eberle, Erwin Oertli