Sciweavers

210 search results - page 1 / 42
» A Self-Reconfigurable Gate Array Architecture
Sort
View
FPL
2000
Springer
119views Hardware» more  FPL 2000»
13 years 8 months ago
A Self-Reconfigurable Gate Array Architecture
Abstract. This paper presents an innovative architecture for a reconfigurable device that allows single cycle context switching and single cycle random access to the unified on-chi...
Reetinder P. S. Sidhu, Sameer Wadhwa, Alessandro M...
ERSA
2010
172views Hardware» more  ERSA 2010»
13 years 2 months ago
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
Heiner Giefers, Marco Platzner
DAC
1991
ACM
13 years 8 months ago
Technology Mapping for Electrically Programmable Gate Arrays
Silvia Ercolani, Giovanni De Micheli