Sciweavers

29 search results - page 1 / 6
» A Self-Reconfigurable Implementation of the JPEG Encoder
Sort
View
ASAP
2007
IEEE
130views Hardware» more  ASAP 2007»
13 years 8 months ago
A Self-Reconfigurable Implementation of the JPEG Encoder
Dynamic reconfiguration allows to selectively substitute blocks of logic at run-time in order to improve the area efficiency of a FPGA design. This paper presents the design of a ...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
ICIP
2002
IEEE
14 years 6 months ago
An efficient packetization algorithm for JPEG2000
This paper presents an efficient algorithm for post compression optimal rate allocation and packetization within JPEG2000 encoding. JPEG2000, the new ISO/ITU-T standard for still ...
Wei Yu Fritts, J. Tangting Sun
ARCS
2005
Springer
13 years 10 months ago
Implementing core tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor
Katsuaki Deguchi, Shohei Abe, Masayasu Suzuki, Ken...
ASPDAC
2001
ACM
159views Hardware» more  ASPDAC 2001»
13 years 8 months ago
Design and implementation of JPEG encoder IP core
Chung-Jr Lian, Liang-Gee Chen, Hao-Chieh Chang, Yu...
ISCAS
2003
IEEE
116views Hardware» more  ISCAS 2003»
13 years 10 months ago
Effective hardware-oriented technique for the rate control of JPEG2000 encoding
A great deal of computation for JPEG2000 encoding is a redundancy when the compression rate is high. That is because many coded bit-streams will be truncated after the rate contro...
Te-Hao Chang, Chung-Jr Lian, Hong-Hui Chen, Jing-Y...