Sciweavers

323 search results - page 1 / 65
» A Survey of Automated Techniques for Formal Software Verific...
Sort
View
TCAD
2008
181views more  TCAD 2008»
13 years 4 months ago
A Survey of Automated Techniques for Formal Software Verification
The quality and the correctness of software is often the greatest concern in electronic systems. Formal verification tools can provide a guarantee that a design is free of specific...
Vijay D'Silva, Daniel Kroening, Georg Weissenbache...
BELL
2000
107views more  BELL 2000»
13 years 4 months ago
Automating software feature verification
A significant part of the call processing software for Lucent's new PathStar access server [FSW98] was checked with automated formal verification techniques. The verification...
Gerard J. Holzmann, Margaret H. Smith
ISICT
2003
13 years 6 months ago
On the automated implementation of modal logics used to verify security protocols
: Formal verification provides a rigid and thorough means of evaluating the correctness of cryptographic protocols so that even subtle defects can be identified. As the application...
Tom Coffey, Reiner Dojen, Tomas Flanagan
CSIE
2009
IEEE
13 years 5 months ago
On Test Script Technique Oriented Automation of Embedded Software Simulation Testing
Succinct test script with high efficiency is one of key point for automation of embedded software testing. In this paper, we integrated object technique with automated simulation ...
Yongfeng Yin, Bin Liu, Bentao Zheng
DAC
2006
ACM
14 years 5 months ago
Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification
Ever-growing complexity is forcing design to move above RTL. For example, golden functional models are being written as clearly as possible in software and not optimized or intend...
Xiushan Feng, Alan J. Hu