Sciweavers

3955 search results - page 790 / 791
» A Transactional Architecture for Simulation
Sort
View
TON
2010
151views more  TON 2010»
13 years 14 days ago
Measurement-Driven Guidelines for 802.11 WLAN Design
Dense deployments of WLANs suffer from increased interference and as a result, reduced capacity. There are three main functions used to improve the overall network capacity: a) in...
Ioannis Broustis, Konstantina Papagiannaki, Srikan...
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
12 years 9 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...
HPCA
2011
IEEE
12 years 9 months ago
MOPED: Orchestrating interprocess message data on CMPs
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
Junli Gu, Steven S. Lumetta, Rakesh Kumar, Yihe Su...
NOSSDAV
2011
Springer
12 years 8 months ago
The impact of inter-layer network coding on the relative performance of MRC/MDC WiFi media delivery
A primary challenge in multicasting video in a wireless LAN is to deal with the client diversity – clients may have different channel characteristics and hence receive different...
Rohan Gandhi, Meilin Yang, Dimitrios Koutsonikolas...
SIGMETRICS
2011
ACM
229views Hardware» more  SIGMETRICS 2011»
12 years 8 months ago
Model-driven optimization of opportunistic routing
Opportunistic routing aims to improve wireless performance by exploiting communication opportunities arising by chance. A key challenge in opportunistic routing is how to achieve ...
Eric Rozner, Mi Kyung Han, Lili Qiu, Yin Zhang