Sciweavers

25 search results - page 5 / 5
» A Tune-up for Tor: Improving Security and Performance in the...
Sort
View
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 3 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
WOSP
2005
ACM
13 years 11 months ago
A model transformation framework for the automated building of performance models from UML models
In order to effectively validate the performance of software systems throughout their development cycle it is necessary to continuously build performance models from software mod...
Andrea D'Ambrogio
ISPA
2005
Springer
13 years 11 months ago
Ethernet as a Lossless Deadlock Free System Area Network
The way conventional Ethernet is used today differs in two aspects from how dedicated system area networks are used. Firstly, dedicated system area networks are lossless and only d...
Sven-Arne Reinemo, Tor Skeie
SP
2007
IEEE
148views Security Privacy» more  SP 2007»
13 years 11 months ago
DSSS-Based Flow Marking Technique for Invisible Traceback
Law enforcement agencies need the ability to conduct electronic surveillance to combat crime, terrorism, or other malicious activities exploiting the Internet. However, the prolif...
Wei Yu, Xinwen Fu, Steve Graham, Dong Xuan, Wei Zh...
PET
2010
Springer
13 years 9 months ago
Making a Nymbler Nymble Using VERBS
In this work, we propose a new platform to enable service providers, such as web site operators, on the Internet to block past abusive users of anonymizing networks (for example, T...
Ryan Henry, Kevin Henry, Ian Goldberg