1008 search results - page 2 / 202 » A cis-regulatory logic simulator |
ISMVL
2010
IEEE
13 years 4 months ago
2010
IEEE
ENTCS
2002
13 years 5 months ago
2002
Meseguer's rewriting logic and the rewriting logic CRWL are two well-known approaches to rewriting as logical deduction that, despite some clear similarities, were designed w...
DAC
2012
ACM
11 years 8 months ago
2012
ACM
Unknown values (Xs) may exist in a design due to uninitialized registers or blocks that are powered down. Due to X-pessimism in gate-level logic simulation, such Xs cannot be hand...
TCAD
1998
13 years 5 months ago
1998
In this paper, we present a probabilistic simulation technique to estimate the power consumption of a cmos circuit under a general delay model. This technique is based on the noti...
JOLLI
2002
13 years 5 months ago
2002
In this paper we suggest adding to predicate modal and temporal logic a locality predicate W which gives names to worlds (or time points). We also study an equal time predicate D(x...