Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
156
search results - page 32 / 32
»
A cutting plane method for solving linear generalized disjun...
Sort
relevance
views
votes
recent
update
View
thumb
title
17
click to vote
DAC
2009
ACM
125
views
Computer Architecture
»
more
DAC 2009
»
Clock skew optimization via wiresizing for timing sign-off covering all process corners
14 years 17 days ago
Download
www.eecg.utoronto.ca
Manufacturing process variability impacts the performance of synchronous logic circuits by means of its effect on both clock network and functional block delays. Typically, varia...
Sari Onaissi, Khaled R. Heloue, Farid N. Najm
claim paper
Read More »
« Prev
« First
page 32 / 32
Last »
Next »