Sciweavers

6 search results - page 1 / 2
» A fast logic simulator using a look up table cascade emulato...
Sort
View
ASPDAC
2006
ACM
95views Hardware» more  ASPDAC 2006»
13 years 10 months ago
A fast logic simulator using a look up table cascade emulator
— This paper shows a new type of a cycle-based logic simulation method using a Look-Up Table (LUT) cascade emulator. The method first transforms a given circuit into LUT cascade...
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura
IEICET
2006
69views more  IEICET 2006»
13 years 4 months ago
A PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura
IPPS
2007
IEEE
13 years 11 months ago
A CAM Emulator Using Look-Up Table Cascades
An address table relates k different registered vectors to the addresses from 1 to k. An address generation function represents the address table. This paper presents a realizatio...
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura
ICCAD
2002
IEEE
160views Hardware» more  ICCAD 2002»
13 years 9 months ago
Folding of logic functions and its application to look up table compaction
The paper describes the folding method of logic functions to reduce the size of memories for keeping the functions. The folding is based on the relation of fractions of logic func...
Shinji Kimura, Takashi Horiyama, Masaki Nakanishi,...
JSW
2007
126views more  JSW 2007»
13 years 4 months ago
Efficient Evaluation of Multiple-Output Boolean Functions in Embedded Software or Firmware
— The paper addresses software and firmware implementation of multiple-output Boolean functions based on cascades of Look-Up Tables (LUTs). A LUT cascade is described as a means ...
Vaclav Dvorak