Sciweavers

2 search results - page 1 / 1
» A first look at the interplay of code reordering and configu...
Sort
View
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
13 years 10 months ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
CASES
2010
ACM
13 years 2 months ago
Improved procedure placement for set associative caches
The performance of most embedded systems is critically dependent on the memory hierarchy performance. In particular, higher cache hit rate can provide significant performance boos...
Yun Liang, Tulika Mitra