Sciweavers

3431 search results - page 1 / 687
» A new instructional operating system
Sort
View
SIGCSE
2002
ACM
192views Education» more  SIGCSE 2002»
13 years 4 months ago
A new instructional operating system
This paper presents a new instructional operating system, OS/161, and simulated execution environment, System/161, for use in teaching an introductory undergraduate operating syst...
David A. Holland, Ada T. Lim, Margo I. Seltzer
SIGMOD
2004
ACM
204views Database» more  SIGMOD 2004»
14 years 4 months ago
Buffering Database Operations for Enhanced Instruction Cache Performance
As more and more query processing work can be done in main memory, memory access is becoming a significant cost component of database operations. Recent database research has show...
Jingren Zhou, Kenneth A. Ross
DATE
2006
IEEE
120views Hardware» more  DATE 2006»
13 years 10 months ago
System-level scheduling on instruction cell based reconfigurable systems
This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distribut...
Ying Yi, Ioannis Nousias, Mark Milward, Sami Khawa...
APCSAC
2001
IEEE
13 years 8 months ago
High-Performance Extendable Instruction Set Computing
In this paper, a new architecture called the extendable instruction set computer (EISC) is introduced that addresses the issues of memory size and performance in embedded micropro...
Heui Lee, Paul Becket, Bill Appelbe
LCTRTS
2007
Springer
13 years 10 months ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier