Sciweavers

380 search results - page 2 / 76
» Accurate Predictive Interconnect Modeling for System-Level D...
Sort
View
MICRO
1995
IEEE
140views Hardware» more  MICRO 1995»
13 years 8 months ago
A system level perspective on branch architecture performance
Accurate instruction fetch and branch prediction is increasingly important on today’s wide-issue architectures. Fetch prediction is the process of determining the next instructi...
Brad Calder, Dirk Grunwald, Joel S. Emer
MASCOTS
2003
13 years 6 months ago
System-Level Simulation Modeling with MLDesigner
System-level design presents special simulation modeling challenges. System-level models address the architectural and functional performance of complex systems. Systems are decom...
Gunar Schorcht, Ian A. Troxel, Keyvan Farhangian, ...
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
13 years 11 months ago
UMTS MPSoC design evaluation using a system level design framework
Rapid design space exploration with accurate models is necessary to improve designer productivity at the electronic system level. We describe how to use a new event-based design f...
Douglas Densmore, Alena Simalatsar, Abhijit Davare...
ICCAD
2006
IEEE
124views Hardware» more  ICCAD 2006»
14 years 1 months ago
Robust system level design with analog platforms
An approach to robust system level mixed signal design is presented based on analog platforms. The bottom-up characterization phase of platform components provides accurate perfor...
Fernando De Bernardinis, Pierluigi Nuzzo, Alberto ...
ASPDAC
2004
ACM
106views Hardware» more  ASPDAC 2004»
13 years 10 months ago
A novel memory size model for variable-mapping in system level design
— It is predicted that 70% of the chip area will be occupied by memories in future system-onchips. The minimization of on-chip memory hence becomes increasingly important for cos...
Lukai Cai, Haobo Yu, Daniel Gajski