Sciweavers

17 search results - page 1 / 4
» Adaptive Compiler Directed Prefetching for EPIC Processors
Sort
View
PDPTA
2004
13 years 6 months ago
Adaptive Compiler Directed Prefetching for EPIC Processors
Jinwoo Kim, Rodric M. Rabbah, Krishna V. Palem, We...
EMSOFT
2001
Springer
13 years 9 months ago
Compiler Optimizations for Adaptive EPIC Processors
Abstract. Advances in VLSI technology have lead to a tremendous increase in the density and number of devices that can be manufactured in a single microchip. One of the interesting...
Krishna V. Palem, Surendranath Talla, Weng-Fai Won...
ISCA
1998
IEEE
151views Hardware» more  ISCA 1998»
13 years 9 months ago
Integrated Predicated and Speculative Execution in the IMPACT EPIC Architecture
Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques whic...
David I. August, Daniel A. Connors, Scott A. Mahlk...
CGO
2004
IEEE
13 years 8 months ago
Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors
Pre-execution techniques have received much attention as an effective way of prefetching cache blocks to tolerate the everincreasing memory latency. A number of pre-execution tech...
Dongkeun Kim, Shih-Wei Liao, Perry H. Wang, Juan d...
IEEEINTERACT
2003
IEEE
13 years 10 months ago
Compiler-Directed Resource Management for Active Code Regions
Recent studies on program execution behavior reveal that a large amount of execution time is spent in small frequently executed regions of code. Whereas adaptive cache management ...
Ravikrishnan Sree, Alex Settle, Ian Bratt, Daniel ...