Sciweavers

6 search results - page 2 / 2
» Address Calculation for Retargetable Compilation and Explora...
Sort
View
DAC
2005
ACM
13 years 6 months ago
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
Ho Young Kim, Tag Gon Kim