Sciweavers

562 search results - page 4 / 113
» Address Code and Arithmetic Optimizations for Embedded Syste...
Sort
View
JCP
2006
131views more  JCP 2006»
13 years 5 months ago
Compression of Short Text on Embedded Systems
Abstract-- The paper details a scheme for lossless compression of short data series larger than 50 Bytes. The method uses arithmetic coding and context modeling with a low-complexi...
Stephan Rein, Clemens Gühmann, Frank H. P. Fi...
CC
2003
Springer
126views System Software» more  CC 2003»
13 years 11 months ago
Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms
Abstract. Offset assignment is a highly effective DSP address code optimization technique that has been implemented in a number of ANSI C compilers. In this paper we concentrate on...
Rainer Leupers
ESTIMEDIA
2004
Springer
13 years 11 months ago
A hardware accelerator IP for EBCOT Tier-1 coding in JPEG2000 Standard
We proposed a hardware accelerator IP for the Tier-1 portion of Embedded Block Coding with Optimal Truncation (EBCOT) used in the JPEG2000 next generation image compression standa...
Tien-Wei Hsieh, Youn-Long Lin
CASES
2005
ACM
13 years 7 months ago
Automating custom-precision function evaluation for embedded processors
Due to resource and power constraints, embedded processors often cannot afford dedicated floating-point units. For instance, the IBM PowerPC processor embedded in Xilinx Virtex-...
Ray C. C. Cheung, Dong-U Lee, Oskar Mencer, Wayne ...
ICASSP
2011
IEEE
12 years 9 months ago
Joint algorithm-architecture optimization of CABAC to increase speed and reduce area cost
To address the increasing demand for higher resolution and frame rates, processing speed (i.e. performance) and area cost need to be considered in the development of next generati...
Vivienne Sze, Anantha P. Chandrakasan