Sciweavers

35 search results - page 7 / 7
» Address generation for nanowire decoders
Sort
View
ICCAD
2007
IEEE
151views Hardware» more  ICCAD 2007»
13 years 9 months ago
A design flow dedicated to multi-mode architectures for DSP applications
This paper addresses the design of multi-mode architectures for digital signal processing applications. We present a dedicated design flow and its associated high-level synthesis t...
Cyrille Chavet, Caaliph Andriamisaina, Philippe Co...
MICRO
2007
IEEE
164views Hardware» more  MICRO 2007»
13 years 11 months ago
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs
The emergence of multicore processors has heightened the need for effective parallel programming practices. In addition to writing new parallel programs, the next generation of pr...
William Thies, Vikram Chandrasekhar, Saman P. Amar...
PEPM
1994
ACM
13 years 9 months ago
Improving CPS-Based Partial Evaluation: Writing Cogen by Hand
It is well-known that self-applicable partial evaluation can be used to generate compiler generators: cogen = mix(mix;mix), where mix is the specializer (partial evaluator). Howev...
Anders Bondorf, Dirk Dussart
SACRYPT
2005
Springer
189views Cryptology» more  SACRYPT 2005»
13 years 11 months ago
A Scalable, Delegatable Pseudonym Protocol Enabling Ownership Transfer of RFID Tags
The ability to link two different sightings of the same Radio Frequency Identification (RFID) tag enables invasions of privacy. The problem is aggravated when an item, and the ta...
David Molnar, Andrea Soppera, David Wagner
CASES
2005
ACM
13 years 7 months ago
A post-compilation register reassignment technique for improving hamming distance code compression
Code compression is a field where compression ratios between compiler-generated code and subsequent compressed code are highly dependent on decisions made at compile time. Most op...
Montserrat Ros, Peter Sutton