Sciweavers

39 search results - page 8 / 8
» An Efficient Hardware Architecture without Line Memories for...
Sort
View
AES
2005
Springer
137views Cryptology» more  AES 2005»
13 years 5 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
13 years 11 months ago
A quantitative analysis of the speedup factors of FPGAs over processors
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
Zhi Guo, Walid A. Najjar, Frank Vahid, Kees A. Vis...
LFP
1992
140views more  LFP 1992»
13 years 7 months ago
Global Tagging Optimization by Type Inference
Tag handling accounts for a substantial amount of execution cost in latently typed languages such as Common LISP and Scheme, especially on architectures that provide no special ha...
Fritz Henglein
GRAPHITE
2005
ACM
13 years 11 months ago
Sketching with a low-latency electronic ink drawing tablet
Drawing on paper is an experience which is still unmatched by any input device for drawing into a computer in terms of accuracy, dexterity and general pleasantness of use. This pa...
Alex Henzen, Neculai Ailenei, Fabian Di Fiore, Fra...