Sciweavers

106 search results - page 2 / 22
» An approach for reducing dynamic power consumption in synchr...
Sort
View
PACS
2000
Springer
99views Hardware» more  PACS 2000»
13 years 8 months ago
Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
Roberto Maro, Yu Bai, R. Iris Bahar
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
13 years 10 months ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son
CASES
2004
ACM
13 years 10 months ago
Reducing both dynamic and leakage energy consumption for hard real-time systems
While the dynamic voltage scaling (DVS) techniques are efficient in reducing the dynamic energy consumption for the processor, varying voltage alone becomes less effective for t...
Linwei Niu, Gang Quan
DAC
2004
ACM
14 years 5 months ago
Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices
Digital watermarking is a process that embeds an imperceptible signature or watermark in a digital file containing audio, image, text or video data. The watermark is later used to...
Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Ni...
EUROGP
2001
Springer
124views Optimization» more  EUROGP 2001»
13 years 9 months ago
An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters
An evolutionary algorithm is used to design a finite impulse response digital filter with reduced power consumption. The proposed design approach combines genetic optimization an...
Massimiliano Erba, Roberto Rossi, Valentino Libera...