Sciweavers

22 search results - page 1 / 5
» An energy saving strategy based on adaptive loop paralleliza...
Sort
View
DAC
2002
ACM
14 years 5 months ago
An energy saving strategy based on adaptive loop parallelization
In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is be...
Ismail Kadayif, Mahmut T. Kandemir, Mustafa Karak&...
ICPP
2007
IEEE
13 years 11 months ago
FlexFetch: A History-Aware Scheme for I/O Energy Saving in Mobile Computing
Extension of battery lifetime has always been a major issue for mobile computing. While more and more data are involved in mobile computing, energy consumption caused by I/O opera...
Feng Chen, Song Jiang, Weisong Shi, Weikuan Yu
VLSID
2001
IEEE
117views VLSI» more  VLSID 2001»
14 years 5 months ago
Dynamic Voltage Scheduling Using Adaptive Filtering of Workload Traces
Abstract - An adaptive approach for dynamic voltage scheduling on processors is presented based on workload prediction by filtering a trace history. The effects of update frequency...
Amit Sinha, Anantha Chandrakasan
TVLSI
2010
12 years 11 months ago
Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment
With the shrinking of technology feature sizes, the share of leakage in total power consumption of digital systems continues to grow. Traditional dynamic voltage scaling (DVS) fail...
Meikang Qiu, Laurence Tianruo Yang, Zili Shao, Edw...
DATE
2002
IEEE
156views Hardware» more  DATE 2002»
13 years 9 months ago
Dynamic VTH Scaling Scheme for Active Leakage Power Reduction
We present a Dynamic VTH Scaling (DVTS) scheme to save the leakage power during active mode of the circuit. The power saving strategy of DVTS is similar to that of the Dynamic VDD...
Chris H. Kim, Kaushik Roy