Sciweavers

86 search results - page 2 / 18
» An evolutionary approach for reducing the energy in address ...
Sort
View
ICCD
2006
IEEE
92views Hardware» more  ICCD 2006»
14 years 2 months ago
Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy
— L1 data caches in high-performance processors continue to grow in set associativity. Higher associativity can significantly increase the cache energy consumption. Cache access...
Dan Nicolaescu, Babak Salamat, Alexander V. Veiden...
ISPD
2005
ACM
133views Hardware» more  ISPD 2005»
13 years 11 months ago
Multi-bend bus driven floorplanning
In this paper, the problem of bus-driven floorplanning is addressed. Given a set of blocks and the bus specification (the width of each bus and the blocks that the bus need to g...
Jill H. Y. Law, Evangeline F. Y. Young
MICRO
2002
IEEE
117views Hardware» more  MICRO 2002»
13 years 5 months ago
Generating physical addresses directly for saving instruction TLB energy
Power consumption and power density for the Translation Lookaside Buffer (TLB) are important considerations not only in its design, but can have a consequence on cache design as w...
Ismail Kadayif, Anand Sivasubramaniam, Mahmut T. K...
PIMRC
2008
IEEE
13 years 11 months ago
Radio-Triggered Wake-ups with Addressing Capabilities for extremely low power sensor network applications
Sensor network applications are generally characterized by long idle durations and intermittent communication patterns. The traffic loads are typically so low that overall idle d...
Junaid Ansari, Dmitry Pankin, Petri Mähö...
ISQED
2007
IEEE
166views Hardware» more  ISQED 2007»
13 years 11 months ago
Reducing the Energy Consumption in Fault-Tolerant Distributed Embedded Systems with Time-Constraint
In this paper we address the problem of reducing the energy consumption in distributed embedded systems associated with time-constraints and equipped with fault-tolerant technique...
Yuan Cai, Sudhakar M. Reddy, Bashir M. Al-Hashimi