Sciweavers

75 search results - page 4 / 15
» Architecture and Hardware for Scheduling Gigabit Packet Stre...
Sort
View
ASAP
2004
IEEE
123views Hardware» more  ASAP 2004»
13 years 9 months ago
A Packet Scheduling Algorithm for IPSec Multi-Accelerator Based Systems
IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these al...
Fabien Castanier, Alberto Ferrante, Vincenzo Piuri
ANCS
2006
ACM
13 years 11 months ago
Localized asynchronous packet scheduling for buffered crossbar switches
Buffered crossbar switches are a special type of crossbar switches. In such a switch, besides normal input queues and output queues, a small buffer is associated with each crosspo...
Deng Pan, Yuanyuan Yang
PVLDB
2010
166views more  PVLDB 2010»
13 years 4 months ago
Complex Event Detection at Wire Speed with FPGAs
Complex event detection is an advanced form of data stream processing where the stream(s) are scrutinized to identify given event patterns. The challenge for many complex event pr...
Louis Woods, Jens Teubner, Gustavo Alonso
DATE
2009
IEEE
134views Hardware» more  DATE 2009»
14 years 17 days ago
Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures
We address the problem of real-time streaming applications scheduling on hybrid CPU/FPGA architectures. The main contribution is a two-step approach to minimize the buffer require...
Jun Zhu, Ingo Sander, Axel Jantsch
ICMCS
2007
IEEE
158views Multimedia» more  ICMCS 2007»
14 years 4 days ago
Content-Aware P2P Video Streaming with Low Latency
This paper describes the Stanford P2P Multicast (SPPM) streaming system that employs an overlay architecture specifically designed for low delay video applications. In order to p...
Pierpaolo Baccichet, Jeonghun Noh, Eric Setton, Be...