Sciweavers

    6 search results - page 2 / 2
    » Architecture design of an H.264 AVC decoder for real-time FP...
    Sort
    View
    VLSISP
    2008
    123views more  VLSISP 2008»
    Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
    13 years 4 months ago
    Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
    Download  trappist.elis.ugent.be
    ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
    Bingfeng Mei, Bjorn De Sutter, Tom Vander Aa, M. W...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.