Sciweavers

365 search results - page 4 / 73
» Automatic Performance Debugging of SPMD Parallel Programs
Sort
View
ARC
2010
Springer
138views Hardware» more  ARC 2010»
13 years 9 months ago
Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing
High-Performance Reconfigurable Computers (HPRCs) are parallel machines consisting of FPGAs and microprocessors, with the FPGAs used as co-processors. The execution of parallel app...
Esam El-Araby, Vikram K. Narayana, Tarek A. El-Gha...
ICDCS
2010
IEEE
13 years 9 months ago
Visual, Log-Based Causal Tracing for Performance Debugging of MapReduce Systems
Abstract—The distributed nature and large scale of MapReduce programs and systems poses two challenges in using existing profiling and debugging tools to understand MapReduce pr...
Jiaqi Tan, Soila Kavulya, Rajeev Gandhi, Priya Nar...
CCGRID
2007
IEEE
14 years 4 days ago
Collective Interfaces for Distributed Components
We propose to address collective communications in distributed components through collective interfaces. Collective interfaces handle data distribution, parallelism and synchroniz...
Françoise Baude, Denis Caromel, Ludovic Hen...
PPOPP
2005
ACM
13 years 11 months ago
A linear-time algorithm for optimal barrier placement
We want to perform compile-time analysis of an SPMD program and place barriers in it to synchronize it correctly, minimizing the runtime cost of the synchronization. This is the b...
Alain Darte, Robert Schreiber
SC
1992
ACM
13 years 9 months ago
Optimal Tracing and Replay for Debugging Message-Passing Parallel Programs
A common debugging strategy involves reexecuting a program (on a given input) over and over, each time gaining more information about bugs. Such techniques can fail on message-pas...
Robert H. B. Netzer, Barton P. Miller