Sciweavers

14 search results - page 3 / 3
» Automatic generation of FPGA routing architectures from high...
Sort
View
ICCD
2005
IEEE
165views Hardware» more  ICCD 2005»
14 years 1 months ago
Applying Resource Sharing Algorithms to ADL-driven Automatic ASIP Implementation
Presently, Architecture Description Languages (ADLs) are widely used to raise the abstraction level of the design space exploration of Application Specific Instruction-set Proces...
Ernst Martin Witte, Anupam Chattopadhyay, Oliver S...
AVI
2000
13 years 6 months ago
Generating User Interface Code in a Model Based User Interface Development Environment
Declarative models play an important role in most software design activities, by allowing designs to be constructed that selectively abstract over complex implementation details. ...
Paulo Pinheiro da Silva, Tony Griffiths, Norman W....
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
12 years 8 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
13 years 11 months ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...