Sciweavers

90 search results - page 17 / 18
» Automatic generation of synthetic sequential benchmark circu...
Sort
View
TCAD
2008
119views more  TCAD 2008»
13 years 6 months ago
Bridging Fault Test Method With Adaptive Power Management Awareness
Abstract--A key design constraint of circuits used in handheld devices is the power consumption, mainly due to battery life limitations. Adaptive power management (APM) techniques ...
S. Saqib Khursheed, Urban Ingelsson, Paul M. Rosin...
TABLEAUX
1998
Springer
13 years 10 months ago
Model Checking: Historical Perspective and Example (Extended Abstract)
ple (Extended Abstract) Edmund M. Clarke and Sergey Berezin Carnegie Mellon University -- USA Model checking is an automatic verification technique for finite state concurrent syst...
Edmund M. Clarke, Sergey Berezin
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
14 years 3 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
ISPD
2004
ACM
146views Hardware» more  ISPD 2004»
13 years 11 months ago
Power-aware clock tree planning
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
Monica Donno, Enrico Macii, Luca Mazzoni
ISPASS
2009
IEEE
14 years 29 days ago
Machine learning based online performance prediction for runtime parallelization and task scheduling
—With the emerging many-core paradigm, parallel programming must extend beyond its traditional realm of scientific applications. Converting existing sequential applications as w...
Jiangtian Li, Xiaosong Ma, Karan Singh, Martin Sch...