Sciweavers

66 search results - page 3 / 14
» Bus Architectures for Safety-Critical Embedded Systems
Sort
View
SIES
2007
IEEE
13 years 11 months ago
A Timed Multitasking Architecture for Distributed Embedded Systems
— The paper presents a software architecture for Distributed Timed Multitasking - a new model of computation that can be used to engineer open, and the same time, predictable emb...
Christo Angelov, Jesper Berthing
VLSID
2002
IEEE
90views VLSI» more  VLSID 2002»
14 years 5 months ago
Software-Only Bus Encoding Techniques for an Embedded System
Microprocessors with built-in Liquid Crystal Device (LCD) controllers and equipped with Flash ROM are common in mobile computing applications. In the first part of the paper, a so...
Wei-Chung Cheng, Jian-Lin Liang, Massoud Pedram
DAC
2008
ACM
14 years 6 months ago
Latency and bandwidth efficient communication through system customization for embedded multiprocessors
We present a cross-layer customization methodology for latency and bandwidth efficient inter-core communication in embedded multiprocessors. The methodology integrates compiler, o...
Chenjie Yu, Peter Petrov
RTCSA
1999
IEEE
13 years 9 months ago
Scalable Architecture for Real-Time Applications and Use of Bus-Monitoring
The lifecycle for industrial applications are becoming shorter, the application complexity increases, performance is to low, fault tolerance is required, reuse of components is de...
Tommy Klevin, Lennart Lindh
DAC
2005
ACM
14 years 6 months ago
Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs
We propose two novel integration techniques -- bypass and bookkeeping -- in the memory controller to address the cache coherence compatibility issue of a non-shared bus heterogene...
Taeweon Suh, Daehyun Kim, Hsien-Hsin S. Lee