Sciweavers

62 search results - page 3 / 13
» Co-synthesis with custom ASICs
Sort
View
ICCD
2003
IEEE
141views Hardware» more  ICCD 2003»
14 years 2 months ago
Structured ASICs: Opportunities and Challenges
There is currently a huge gap between the two main technologies used to implement custom digital integrated circuit (IC) designs. At one end of the spectrum are field programmable...
Behrooz Zahiri
CODES
2005
IEEE
13 years 11 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
ISCAS
2003
IEEE
147views Hardware» more  ISCAS 2003»
13 years 11 months ago
Parameterized and low power DSP core for embedded systems
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
Ya-Lan Tsao, Ming Hsuan Tan, Jun-Xian Teng, Shyh-J...
CORR
2008
Springer
117views Education» more  CORR 2008»
13 years 5 months ago
Design, Fabrication and Characterization of a Piezoelectric Microgenerator Including a Power Management Circuit
We report in this paper the design, fabrication and experimental characterization of a piezoelectric MEMS microgenerator. This device scavenges the energy of ambient mechanical vi...
M. Marzencki, Yasser Ammar, S. Basrour
ERSA
2009
147views Hardware» more  ERSA 2009»
13 years 3 months ago
Fault Avoidance in Medium-Grain Reconfigurable Hardware Architectures
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
Kylan Robinson, José G. Delgado-Frias