Sciweavers

44 search results - page 1 / 9
» Code and Data Placement for Embedded Processors with Scratch...
Sort
View
VLSISP
2010
97views more  VLSISP 2010»
13 years 3 months ago
Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories
Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura
CGO
2005
IEEE
13 years 11 months ago
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
Modern embedded microprocessors use low power on-chip memories called scratch-pad memories to store frequently executed instructions and data. Unlike traditional caches, scratch-p...
Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh ...
ECRTS
2007
IEEE
13 years 11 months ago
WCET-Directed Dynamic Scratchpad Memory Allocation of Data
Many embedded systems feature processors coupled with a small and fast scratchpad memory. To the difference with caches, allocation of data to scratchpad memory must be handled by...
Jean-François Deverge, Isabelle Puaut
CASES
2006
ACM
13 years 11 months ago
A dynamic code placement technique for scratchpad memory using postpass optimization
In this paper, we propose a fully automatic dynamic scratchpad memory (SPM) management technique for instructions. Our technique loads required code segments into the SPM on deman...
Bernhard Egger, Chihun Kim, Choonki Jang, Yoonsung...
ESTIMEDIA
2005
Springer
13 years 11 months ago
Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach
Portable embedded systems require diligence in managing their energy consumption. Thus, power efficient processors coupled with onchip memories (e.g. caches, scratchpads) are the...
Manish Verma, Klaus Petzold, Lars Wehmeyer, Heiko ...