Sciweavers

415 search results - page 1 / 83
» Comparative evaluation of memory models for chip multiproces...
Sort
View
TACO
2008
80views more  TACO 2008»
13 years 4 months ago
Comparative evaluation of memory models for chip multiprocessors
Jacob Leverich, Hideho Arakida, Alex Solomatnikov,...
ISCA
2007
IEEE
126views Hardware» more  ISCA 2007»
13 years 11 months ago
Comparing memory systems for chip multiprocessors
There are two basic models for the on-chip memory in CMP systems: hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison o...
Jacob Leverich, Hideho Arakida, Alex Solomatnikov,...
IPPS
2010
IEEE
13 years 2 months ago
Parallel external memory graph algorithms
In this paper, we study parallel I/O efficient graph algorithms in the Parallel External Memory (PEM) model, one of the private-cache chip multiprocessor (CMP) models. We study the...
Lars Arge, Michael T. Goodrich, Nodari Sitchinava
HPCC
2005
Springer
13 years 10 months ago
Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
Francisco J. Villa, Manuel E. Acacio, José ...
SIGARCH
2008
144views more  SIGARCH 2008»
13 years 4 months ago
A stream chip-multiprocessor for bioinformatics
- Bioinformatics applications such as gene and protein sequence matching algorithms are characterized by the need to process large amounts of data. While uni-processor performance ...
Ravi Kiran Karanam, Arun Ravindran, Arindam Mukher...