Sciweavers

25 search results - page 1 / 5
» Compiling Smalltalk-80 to a RISC
Sort
View
ASPLOS
1987
ACM
13 years 8 months ago
Compiling Smalltalk-80 to a RISC
William R. Bush, A. Dain Samples, David Ungar, Pau...
ACMSE
2011
ACM
12 years 5 months ago
Targeting FPGA-based processors for an implementation-driven compiler construction course
This paper describes the adaptation of a modern compiler construction course to target an FPGA-based hardware platform used throughout our computer science curriculum. One of the ...
D. Brian Larkins, William M. Jones
ESOP
1992
Springer
13 years 9 months ago
A Provably Correct Compiler Generator
We have designed, implemented, and proved the correctness of a compiler generator that accepts action semantic descriptions of imperative programming languages. The generated comp...
Jens Palsberg
PLDI
1999
ACM
13 years 9 months ago
Enhanced Code Compression for Embedded RISC Processors
This paper explores compiler techniques for reducing the memory needed to load and run program executables. In embedded systems, where economic incentives to reduce both ram and r...
Keith D. Cooper, Nathaniel McIntosh
IPPS
2006
IEEE
13 years 11 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...