Sciweavers

12 search results - page 3 / 3
» Customization of Register File Banking Architecture for Low ...
Sort
View
TVLSI
2010
13 years 7 days ago
A Low-Power DSP for Wireless Communications
This paper proposes a low-power high-throughput digital signal processor (DSP) for baseband processing in wireless terminals. It builds on our earlier architecture--Signal processi...
Hyunseok Lee, Chaitali Chakrabarti, Trevor N. Mudg...
ICCAD
1994
IEEE
105views Hardware» more  ICCAD 1994»
13 years 9 months ago
Register assignment through resource classification for ASIP microcode generation
Application Specific Instruction-Set Processors (ASIPs) offer designers the ability for high-speed data and control processing with the added flexibility needed for late design sp...
Clifford Liem, Trevor C. May, Pierre G. Paulin