6 search results - page 2 / 2 » Data Path Allocation for Synthesizing RTL Designs with Low B... |
ICCAD
2006
IEEE
14 years 2 months ago
2006
IEEE
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...