Sciweavers

28 search results - page 6 / 6
» Design Issues and Tradeoffs for Write Buffers
Sort
View
ICS
1995
Tsinghua U.
13 years 9 months ago
A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality
Current data cache organizations fail to deliver high performance in scalar processors for many vector applications. There are two main reasons for this loss of performance: the u...
Antonio González, Carlos Aliagas, Mateo Val...
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
13 years 10 months ago
Three extensions to register integration
Register integration (or just integration) is a register renaming discipline that implements instruction reuse via physical register sharing. Initially developed to perform squash...
Vlad Petric, Anne Bracy, Amir Roth
MICRO
2010
IEEE
140views Hardware» more  MICRO 2010»
13 years 3 months ago
Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories
Emerging non-volatile memory technologies such as phase change memory (PCM) promise to increase storage system performance by a wide margin relative to both conventional disks and ...
Adrian M. Caulfield, Arup De, Joel Coburn, Todor I...