Sciweavers

6 search results - page 1 / 2
» Design of a Self Checking Reed Solomon Encoder
Sort
View
IOLTS
2005
IEEE
125views Hardware» more  IOLTS 2005»
13 years 11 months ago
Design of a Self Checking Reed Solomon Encoder
— In this paper, an innovative self-checking Reed Solomon encoder architecture is described. The presented architecture exploits some properties of the arithmetic operations in G...
Gian-Carlo Cardarilli, Salvatore Pontarelli, Marco...
AHS
2007
IEEE
262views Hardware» more  AHS 2007»
13 years 7 months ago
A Reed-Solomon Algorithm for FPGA Area Optimization in Space Applications
This work describes an algebraic based design strategy targeting area optimization in reconfigurable computer technology (FPGA). Area optimization is a major issue as smaller comp...
Gabriel Marchesan Almeida, Eduardo Augusto Bezerra...
ICC
2007
IEEE
105views Communications» more  ICC 2007»
13 years 11 months ago
Application of Soft-Decision Decoders to Non Narrow-Sense Reed-Solomon Codes
Abstract – Reed-Solomon (RS) codes are defined in several different ways which are not exactly equivalent. Distinct algorithms for encoding and decoding of RS codes have been dev...
Soo-Woong Lee, B. V. K. Vijaya Kumar
ASAP
2009
IEEE
157views Hardware» more  ASAP 2009»
14 years 2 months ago
Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing
The advent of the mobile age has heavily changed the requirements of today’s communication devices. Data transmission over interference-prone wireless channels requires addition...
Andreas Genser, Christian Bachmann, Christian Steg...
GLOBECOM
2006
IEEE
13 years 11 months ago
Investigation of Error Floors of Structured Low-Density Parity-Check Codes by Hardware Emulation
Abstract−Several high performance LDPC codes have paritycheck matrices composed of permutation submatrices. We design a parallel-serial architecture to map the decoder of any str...
Zhengya Zhang, Lara Dolecek, Borivoje Nikolic, Ven...