377 search results - page 3 / 76 » Designing a DHT for Low Latency and High Throughput |
ASYNC
2007
IEEE
13 years 11 months ago
2007
IEEE
This paper explores the advantages of high performance asynchronous circuits in a semi-custom standard cell environment for high-throughput turbo coding. Turbo codes are high-perf...
CLEIEJ
2010
13 years 2 months ago
2010
This work presents a dedicated hardware design for the Forward Quantization Module (Q module) of the H.264/AVC Video Coding Standard, using optimized multipliers. The goal of this...
FPGA
1999
ACM
13 years 9 months ago
1999
ACM
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
IPPS
1998
IEEE
13 years 9 months ago
1998
IEEE
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
HPDC
2002
IEEE
13 years 10 months ago
2002
IEEE
Developers and users of high-performance distributed systems often observe performance problems such as unexpectedly low throughput or high latency. Determining the source of the ...