Sciweavers

7 search results - page 2 / 2
» Deterministic Test Vector Compression Decompression for Syst...
Sort
View
ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
13 years 9 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick
DATE
2003
IEEE
130views Hardware» more  DATE 2003»
13 years 10 months ago
A Technique for High Ratio LZW Compression
Reduction of both the test suite size and the download time of test vectors is important in today's System-On-a-Chip designs. In this paper, a method for compressing the scan...
Michael J. Knieser, Francis G. Wolff, Christos A. ...