Sciweavers

126 search results - page 2 / 26
» Directly Addressable Variable-Length Codes
Sort
View
DATE
2002
IEEE
141views Hardware» more  DATE 2002»
13 years 10 months ago
A Data Analysis Method for Software Performance Prediction
This paper explores the role of data analysis methods to support system-level designers in characterising the performance of embedded applications. In particular, we address the p...
Gianluca Bontempi, Wido Kruijtzer
ICCD
2001
IEEE
112views Hardware» more  ICCD 2001»
14 years 2 months ago
MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor
This paper describes an experiment which aims to reveal the potential impact on performance yielded by augmenting a TriMedia-CPU64 processor with a multiple-context FPGA core. We ...
Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, ...
ICMCS
2005
IEEE
102views Multimedia» more  ICMCS 2005»
13 years 11 months ago
Optimal packetization of VLC and convolution coded Markov sequences
We consider the problem of packetizing a variable length coded Markov sequence into fixed length packets, while being protected by variable rate channel code. Given the total tra...
Xiaohan Wang, Xiaolin Wu
CC
2003
Springer
126views System Software» more  CC 2003»
13 years 10 months ago
Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms
Abstract. Offset assignment is a highly effective DSP address code optimization technique that has been implemented in a number of ANSI C compilers. In this paper we concentrate on...
Rainer Leupers
DAC
1997
ACM
13 years 9 months ago
A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders
A methodology for architecture exploration of look-up table based decoders is presented. For the degree of parallel processing a trade-off can be made by exploring system level an...
Claus Schneider