Sciweavers

7379 search results - page 1 / 1476
» Distributed vector architectures
Sort
View
JSA
2000
116views more  JSA 2000»
13 years 4 months ago
Distributed vector architectures
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...
Stefanos Kaxiras
ICS
1998
Tsinghua U.
13 years 8 months ago
Vector Architectures: Past, Present and Future
Roger Espasa, Mateo Valero, James E. Smith
IPPS
2008
IEEE
13 years 11 months ago
Design of steering vectors for dynamically reconfigurable architectures
An architectural framework is studied that can perform dynamic reconfiguration. A basic objective is to dynamically reconfigure the architecture so that its configuration is well ...
Nick A. Mould, Brian F. Veale, John K. Antonio, Mo...
IPPS
1998
IEEE
13 years 9 months ago
Vector Prefix and Reduction Computation on Coarse-Grained, Distributed-Memory Parallel Machines
Vector prefix and reduction are collective communication primitives in which all processors must cooperate. We present two parallel algorithms, the direct algorithm and the split ...
Seungjo Bae, Dongmin Kim, Sanjay Ranka
ICPP
2006
IEEE
13 years 10 months ago
Vector Lane Threading
Multi-lane vector processors achieve excellent computational throughput for programs with high data-level parallelism (DLP). However, application phases without significant DLP ar...
Suzanne Rivoire, Rebecca Schultz, Tomofumi Okuda, ...