Sciweavers

61 search results - page 12 / 13
» Effectively sharing a cache among threads
Sort
View
TSE
2010
180views more  TSE 2010»
13 years 3 months ago
Aspect-Oriented Race Detection in Java
—In the past, researchers have developed specialized programs to aid programmers in detecting concurrent programming errors such as deadlocks, livelocks, starvation, and data rac...
Eric Bodden, Klaus Havelund
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
13 years 11 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
ITIIS
2010
137views more  ITIIS 2010»
13 years 3 months ago
Improving the Availability of Scalable on-demand Streams by Dynamic Buffering on P2P Networks
In peer-to-peer (P2P) on-demand streaming networks, the alleviation of server load depends on reciprocal stream sharing among peers. In general, on-demand video services enable cl...
Chow-Sing Lin
ISCA
2006
IEEE
138views Hardware» more  ISCA 2006»
13 years 11 months ago
Learning-Based SMT Processor Resource Distribution via Hill-Climbing
The key to high performance in Simultaneous Multithreaded (SMT) processors lies in optimizing the distribution of shared resources to active threads. Existing resource distributio...
Seungryul Choi, Donald Yeung
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
13 years 10 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...