Sciweavers

124 search results - page 24 / 25
» Energy minimization of system pipelines using multiple volta...
Sort
View
DAGM
2008
Springer
13 years 6 months ago
Resolution Enhancement of PMD Range Maps
Photonic mixer device (PMD) range cameras are becoming popular as an alternative to algorithmic 3D reconstruction but their main drawbacks are low-resolution (LR) and noise. Recent...
A. N. Rajagopalan, Arnav V. Bhavsar, Frank Wallhof...
TJS
2002
160views more  TJS 2002»
13 years 4 months ago
Adaptive Optimizing Compilers for the 21st Century
Historically, compilers have operated by applying a fixed set of optimizations in a predetermined order. We call such an ordered list of optimizations a compilation sequence. This...
Keith D. Cooper, Devika Subramanian, Linda Torczon
DATE
2010
IEEE
110views Hardware» more  DATE 2010»
13 years 9 months ago
An RDL-configurable 3D memory tier to replace on-chip SRAM
—In a conventional SoC designs, on-chip memories occupy more than the 50% of the total die area. 3D technology enables the distribution of logic and memories on separate stacked ...
Marco Facchini, Paul Marchal, Francky Catthoor, Wi...
HIPEAC
2007
Springer
13 years 10 months ago
A Throughput-Driven Task Creation and Mapping for Network Processors
Abstract. Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing...
Lixia Liu, Xiao-Feng Li, Michael K. Chen, Roy Dz-C...
DATE
2007
IEEE
95views Hardware» more  DATE 2007»
13 years 11 months ago
Memory bank aware dynamic loop scheduling
In a parallel system with multiple CPUs, one of the key problems is to assign loop iterations to processors. This problem, known as the loop scheduling problem, has been studied i...
Mahmut T. Kandemir, Taylan Yemliha, Seung Woo Son,...