An RDL-configurable 3D memory tier to replace on-chip SRAM

—In a conventional SoC designs, on-chip memories occupy more than the 50% of the total die area. 3D technology enables the distribution of logic and memories on separate stacked dies (tiers). This allows redesigning the memory tier as a configurable product to be used in multiple system designs. Previously proposed dynamic re-configurable solutions demonstrate strong dependence between read latency and dimensions of the mapped memory, leading to potential performance limitations. In this paper we propose a one-time configurable memory tier designed to minimize the performances overhead due to the commodity. Flexible configuration is enabled by smart memory macros and I/Os organization and a customizable redistribution layer routing . With respect to the dynamic re-configurability, the proposed design offers up to 40% faster access time, while saving more than 10% of energy per access. In addition production cost trade offs are analyzed.

• Type: Conference
• Year: 2010
• Where: DATE
• Authors: Marco Facchini, Paul Marchal, Francky Catthoor, Wim Dehaene
• Keywords: Configurable Memory Tier, Conventional Soc Designs, DATE 2010, Hardware, Memory Tier