Sciweavers

213 search results - page 1 / 43
» Engineering parallel applications with tunable architectures
Sort
View
ICSE
2010
IEEE-ACM
13 years 9 months ago
Engineering parallel applications with tunable architectures
Christoph A. Schaefer, Victor Pankratius, Walter F...
NPC
2010
Springer
13 years 3 months ago
Exposing Tunable Parameters in Multi-threaded Numerical Code
Achieving high performance on today’s architectures requires careful orchestration of many optimization parameters. In particular, the presence of shared-caches on multicore arch...
Apan Qasem, Jichi Guo, Faizur Rahman, Qing Yi
APPT
2007
Springer
13 years 6 months ago
A Parallel BSP Algorithm for Irregular Dynamic Programming
Dynamic programming is a widely applied algorithm design technique in many areas such as computational biology and scientific computing. Typical applications using this technique a...
Malcolm Yoke-Hean Low, Weiguo Liu, Bertil Schmidt
CODES
2009
IEEE
13 years 6 months ago
A scalable parallel H.264 decoder on the cell broadband engine architecture
The H.264 video codec provides exceptional video compression while imposing dramatic increases in computational complexity over previous standards. While exploiting parallelism in...
Michael A. Baker, Pravin Dalale, Karam S. Chatha, ...
ISCAS
2007
IEEE
161views Hardware» more  ISCAS 2007»
13 years 11 months ago
Hardware Architecture of a Parallel Pattern Matching Engine
Abstract— Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This proc...
Meeta Yadav, Ashwini Venkatachaliah, Paul D. Franz...