Sciweavers

453 search results - page 89 / 91
» Execution and Cache Performance of the Scheduled Dataflow Ar...
Sort
View
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
14 years 6 days ago
Application-aware prioritization mechanisms for on-chip networks
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chi...
CASES
2009
ACM
14 years 3 days ago
Towards scalable reliability frameworks for error prone CMPs
As technology scales and the energy of computation continually approaches thermal equilibrium [1,2], parameter variations and noise levels will lead to larger error rates at vario...
Joseph Sloan, Rakesh Kumar
ISCA
2011
IEEE
269views Hardware» more  ISCA 2011»
12 years 9 months ago
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security
High assurance systems used in avionics, medical implants, and cryptographic devices often rely on a small trusted base of hardware and software to manage the rest of the system. ...
Mohit Tiwari, Jason Oberg, Xun Li 0001, Jonathan V...
NOMS
2010
IEEE
172views Communications» more  NOMS 2010»
13 years 4 months ago
ROCS: a remotely provisioned OSGi framework for ambient systems
—One of the challenges of ambient systems lies in providing all the available services of the environment to the ambient devices, even if they do not physically host those servic...
Stéphane Frénot, Noha Ibrahim, Fr&ea...
PPOPP
2010
ACM
14 years 13 days ago
Load balancing on speed
To fully exploit multicore processors, applications are expected to provide a large degree of thread-level parallelism. While adequate for low core counts and their typical worklo...
Steven Hofmeyr, Costin Iancu, Filip Blagojevic