Sciweavers

506 search results - page 2 / 102
» Execution-Driven Simulators for Parallel Systems Design
Sort
View
ICS
2001
Tsinghua U.
13 years 9 months ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith
IPPS
2000
IEEE
13 years 9 months ago
Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
Ravi R. Iyer, Laxmi N. Bhuyan, Ashwini K. Nanda
PC
1998
123views Management» more  PC 1998»
13 years 4 months ago
Designing communication strategies for heterogeneous parallel systems
This paper investigates communication strategies for interconnecting heterogeneous parallel systems. As the speed of processors and parallel systems keep on increasing over the ye...
Ravi Prakash, Dhabaleswar K. Panda
TVLSI
2002
130views more  TVLSI 2002»
13 years 4 months ago
Incremental compilation for parallel logic verification systems
Although simulation remains an important part of application-specific integrated circuit (ASIC) validation, hardware-assisted parallel verification is becoming a larger part of the...
R. Tessier, S. Jana
ICCAD
2009
IEEE
133views Hardware» more  ICCAD 2009»
13 years 2 months ago
A parallel preconditioning strategy for efficient transistor-level circuit simulation
A parallel computing approach for large-scale SPICE-accurate circuit simulation is described that is based on a new preconditioned iterative solver. The preconditioner involves the...
Heidi Thornquist, Eric R. Keiter, Robert J. Hoekst...