Sciweavers

172 search results - page 35 / 35
» Experiences Implementing a Parallel ATMS on a Shared-Memory ...
Sort
View
HPCA
2008
IEEE
14 years 5 months ago
Regional congestion awareness for load balance in networks-on-chip
Interconnection networks-on-chip (NOCs) are rapidly replacing other forms of interconnect in chip multiprocessors and system-on-chip designs. Existing interconnection networks use...
Paul Gratz, Boris Grot, Stephen W. Keckler
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
12 years 9 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...